Parameter Design of Software Phase-Locked Loop Based on Z-domain

نویسندگان

چکیده

Abstract Exact phase information is essential for the smooth operation of most modern power conversion devices. Software locked loop (SPLL) has favorable condition free design and high adaptability to gain frequency voltage quickly accurately. In this thesis, we analyze SPLL principle, obtain z-domain linearization model, then stability error linearized parameters o controller under z-domain, finally, simulate verify two jump cases. The simulation results show correctness method.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Software Defiend Phase Locked Loop

In this paper a new variety of the digitized version of an analog phase locked loop has been proposed in order to overcome the conditionally stable nature of a software controlled phase locked loop. Also the conventional need of a low pass filter to filter out the high frequency components at the output of a phase detector is avoided through the use of In-phase and Quadrature signals. MATLAB si...

متن کامل

Phase-Locked Loop Design Fundamentals

The fundamental design concepts for phase-locked loops implemented with integrated circuits are outlined. The necessary equations required to evaluate the basic loop performance are given in conjunction with a brief design example. NOTE This document contains references to obsolete part numbers and is offered for technical information only.

متن کامل

A Software Dened Phase Locked Loop

This report summarizes a software de…ned phase locked loop and its connection to standard second-order loop design parameter for a integrating VCO and DDFS frequency synthesizer. 1 Introduction Phase locked loops (PLLs) have been used since the early development of radio. Critical paper collections [1] and books [2] cover the subject matter, which includes nonlinear feedback and stochastic di¤e...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Discrete z-domain analysis of high order phase locked loops

Jitter transfer analysis using discrete z-domain transfer functions of a high order giga-bit rate phase locked loop (PLL) is presented. An impulse invariance method that produces the same z-domain equations as that of the differential analysis is first shown for a second order loop. The condition is obtained. Then a closed form third order loop equation in discrete zdomain is derived. Stability...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Journal of physics

سال: 2023

ISSN: ['0022-3700', '1747-3721', '0368-3508', '1747-3713']

DOI: https://doi.org/10.1088/1742-6596/2433/1/012015